Concept
Concept
4932 entities#
1 Symbolic Values
4 2 overlapping constraint set
4 3 Formal Verification of Processors
4 4 monitor unit
4 5 pre-silicon validation
4 6 instruction commit
4 7 x86
4 8 IBM CoreConnect
4 9 pipelined processor model
4 10 High-Level Synthesis (HLS)
4 11 microarchitectural state space exploration
4 12 Interrupt Service Instruction Streamer
4 13 AES-RTL (Block Implementation)
4 14 Constraint Model
4 15 Knowledge Acquisition
4 16 FIFO
4 17 Semantic Level Mutation
4 18 Knowledge Base Generation
4 19 RISC-V Architectural Test Suite
4 20 Top-Down Stimulus Planning
4 21 Sync-Lock-Step Compare
4 22 Noise Instruction Streamer
4 23 Mux Coverage
4 24 Program-Points Coverage Criterion
4 25 Field-Level Mutation
4 26 AES ILA Model
4 27 Instruction Fetch (IF) unit
4 28 instruction-set unit testing
4 29 Symbolic Instruction Generation
4 30 circuit-agnostic property checker
4 31 ISA formal semantics
4 32 RISCVuzz Server
4 33 Core Adapter
4 34 Error Function
4 35 vse128.v Instruction
4 36 Forwarding Mechanism
4 37 Reconfigurable Test Program Generator
4 38 stratified random sampling
4 39 A32 instruction set
4 40 strip computation
4 41 T32 instruction set
4 42 Opcode Generation
4 43 Coremark
4 44 RISCVuzz Client (C and RISC-V Assembly)
4 45 ELF file
4 46 SAT Witness Sampling
4 47 Order Dependent Instruction
4 48 A64 instruction set
4 49 randv<T>
4 50 golden reference model (REF)
4 51 CodeErrMinRunner
4 52 Control Bus Master BFM Module
4 53 Hardware Transition System
4 54 focus register
4 55 Test Knowledge
4 56 Embedded Systems
4 57 Instruction Encoding Space
4 58 Code Block
4 59 Attacker Model
4 60 Generator
4 61 Pre-Silicon Fuzzing
4 62 Instruction-Set Level Unit Testing
4 63 STR (immediate) instruction
4 64 Constraint Partitioning
4 65 Vectorization
4 66 RISC-V software twin (C++ reference model)
4 67 Strongly Typed Instruction Model
4 68 Implementation Differences
4 69 constraint pre-processing
4 70 On-the-fly Differential Analysis
4 71 Instruction Sequence Generator (ISG)
4 72 openC910 RTL
4 73 openC906 RTL
4 74 control-flow hijack
4 75 Haskell
4 76 entailed regions
4 77 instruction operand
4 78 Rich Instruction Construction
4 79 UNDEFINED instruction behavior
4 80 Instruction Operand Constraint (IOC)
4 81 Minimally Invasive ISS Generation
4 82 taint injection
4 83 VexRiscv
4 84 communication overhead
4 85 operation EFSM
4 86 Simulator-Agnostic Code Generation
4 87 forwarding paths
4 88 Data Parallelism
4 89 TLB
4 90 operand space partitioning
4 91 Constant-Time (CT) execution
4 92 Control-Flow Integrity (CFI)
4 93 ARM AMBA AHB
4 94 Capability-Based Memory Protection
4 95 deterministic start
4 96 Ara test harness
4 97 Translation Buffer
4 98 SpacemiT X60 CPU
4 99 Local Memory Bus (LMB)
4 100 Test Program Composition
4