code-based test generation

Concept

Code-based test generation is a path-oriented test generation approach for functional processor descriptions that analyzes control flow and uses constraint solving to compute concrete test vectors.

First seen 5/31/2026

Last seen 6/5/2026

Evidence 2 chunks

Wiki v1

WIKI

code-based test generation

Code-based test generation, as described in the cited work on processor validation, is an automatic test generation method for functional processor descriptions. It analyzes the control flow of the description and uses constraint solving to compute test vectors that exercise execution paths.

Motivation

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections

Code-based Test Generation for Validation of Functional Processor Descriptions ← uses 100% 2e

The paper addresses code-based test generation as its core methodology.

constraint solving uses → 95% 1e

Code-based test generation uses constraint solving to generate test vectors

path coverage criterion uses → 95% 1e

Code-based test generation targets path coverage as its quality criterion

LINKED ENTITIES

3 links

Code-based Test Generation for Validation of Functional Processor Descriptions USES Extracted graph relationship

constraint solving USES Extracted graph relationship

path coverage criterion USES Extracted graph relationship

CITATIONS

7 sources

7 citations — click to expand

[1] Code-based test generation is presented as an automatic method for generating high-quality test suites for microprocessor functional model validation by analyzing control flow and generating tests for each path using constraint solving. Code-based Test Generation for Validation of Functional Processor Descriptions

[2] The paper treats functional simulation models as important development and verification artifacts, and states that their quality can drastically affect project timing. Code-based Test Generation for Validation of Functional Processor Descriptions

[3] In the methodology, global variable definitions denote the input values, and a test vector is viewed as the pair <v, P(v)> where v contains input values and P(v) contains expected output values. Code-based Test Generation for Validation of Functional Processor Descriptions

[4] Because processor descriptions mainly contain decoding statements with many branches and switch instructions on codeop, the method adopts path coverage as the closest quantitative approximation of test quality in this context. Code-based Test Generation for Validation of Functional Processor Descriptions

[5] The strategy is decomposed into two phases: generating as many constraint stores as paths in the description, and then analyzing those stores to generate the corresponding test-vector values. Code-based Test Generation for Validation of Functional Processor Descriptions

[6] The STTVC tool translates descriptions in the x language into a C code explorer linked to the STCS solver library, and this translation is described as a purely static analysis mainly involving type analysis. Code-based Test Generation for Validation of Functional Processor Descriptions

[7] The approach relies on a dedicated constraint solver for processor-description constructs, and the paper discusses constraints associated with expressions, bit manipulations, and array management. Code-based Test Generation for Validation of Functional Processor Descriptions