Skip to content
STIMSMITH

Verilog

CodeArtifact
First seen 6/3/2026
Last seen 6/3/2026
Evidence 2 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections
Code-based Test Generation for Validation of Functional Processor Descriptions ← mentions 100% 1e
The paper mentions Verilog as a hardware description language.