Yosys

Tool

First seen 6/6/2026

Last seen 7/16/2026

Evidence 41 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

29 connections

Encarsia ← uses 100% 3e

ENCARSIA is implemented as a series of netlist transformation passes in the Yosys Open Synthesis Suite.

Cascade ← evaluates 100% 3e

Cascade found a critical bug in Yosys synthesizer

RFUZZ ← uses 95% 3e

RFUZZ was adapted using Yosys passes to support Verilog

μARCHIFI ← uses 100% 2e

μARCHIFI is implemented using and integrated into the Yosys toolchain.

RTLIL implements → 100% 2e

Yosys converts HDL designs into RTLIL (RTL Intermediate Language) representations.

ENCARSIA ← uses 100% 2e

ENCARSIA is implemented as a series of netlist transformation passes in Yosys.

SymbiYosys ← uses 100% 2e

SymbiYosys uses Yosys's SMT-LIB backend like rtlv.

intermediate representation implements → 100% 2e

Yosys converts HDL designs into an intermediate representation (RTLIL).

multiplexer tree implements → 100% 2e

Yosys transforms conditional assignments into multiplexer trees in its IR.

μCFI: Formal Verification of Microarchitectural Control-flow Integrity ← uses 95% 2e

The paper uses Yosys passes for static design analysis and taint condition generation.

static design analysis ← uses 90% 2e

Static design analysis in the μCFI toolchain is implemented via Yosys passes.

Comparative Evaluation of Open-Source Formal Tools for RISC-V Processor Verification ← evaluates 97% 1e

The paper evaluates Yosys for control logic transition coverage in RISC-V cores, finding it covers only about 35%.

Verilog uses → 100% 1e

Yosys takes Verilog as input hardware description language.

AIGER uses → 100% 1e

Yosys can produce AIGER output format.

SMV uses → 100% 1e

Yosys can produce SMV output format.

BTOR2 uses → 100% 1e

Yosys can produce BTOR2 output format.

SMT-LIB uses → 100% 1e

Yosys can produce SMT-LIB output format.

rtlv ← uses 100% 1e

rtlv uses Yosys as its synthesis front-end to produce SMT-LIB circuit representations.

Hardware Transition System uses → 100% 1e

Yosys can transform hardware designs into hardware transition systems.

#lang yosys ← depends on 100% 1e

#lang yosys depends on Yosys to produce the SMT-LIB circuit representation it transforms.

SMT-LIB implements → 100% 1e

Yosys generates SMT-LIB representations of circuits.

Processor Verification ← uses 80% 1e

Yosys is listed among verification tools for RISC-V processors.

FIRRTL uses → 90% 1e

Yosys is used to convert SystemVerilog to FIRRTL for use with DIFUZZRTL.

SystemVerilog HDL uses → 90% 1e

Yosys is used to convert SystemVerilog designs to FIRRTL.

DejaVuzz ← uses 100% 1e

DejaVuzz uses Yosys for diffIFT instrumentation to insert taint cells.

An Engineered Minimal-Set Stimulus for Periodic Information Leakage Fault Detection on a RISC-V Microprocessor ← uses 90% 1e

The paper uses Yosys for synthesis as part of the ATPG-based flow.

ATPG-Based FTBE ← uses 90% 1e

The ATPG-Based FTBE generation uses Yosys for synthesis.

Formal Verification ← uses 93% 1e

Yosys is used as the formal verification framework for property and assumption checking.

Hardware Description Language uses → 100% 1e

Yosys processes hardware designs described in HDLs such as Verilog.