design under verification (DUV)
ConceptIn the provided evidence, a design under verification (DUV) is the target design being simulated in a simulation-based processor-verification flow. Stimuli are generated and applied to the processor inputs, functional coverage is monitored, and coverage feedback from the DUV simulation can be used to adjust stimulus-generation constraints.
WIKI
Overview
A design under verification (DUV) is the design being exercised by a verification process. In the cited processor-verification work, the DUV appears in a simulation-based flow where generated stimuli are applied to processor inputs and the resulting functional coverage is monitored to assess verification completeness. [C1]
Role in simulation-based processor verification
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →