Genesys-Pro

Tool

Genesys-Pro is described by an IBM Research publication page as a test-generation tool for functional verification of IBM processors, including several complex processors. The same source says it requires significant expertise to model architectures and use test templates fully, and that its new language reduces effort for defining and maintaining implementation- and verification-plan-specific knowledge.

First seen 5/24/2026

Last seen 6/9/2026

Evidence 20 chunks

Wiki v4

WIKI

Genesys-Pro

Genesys-Pro is a test-generation tool for functional verification of IBM processors. An IBM Research publication page for “Genesys-Pro: Innovations in test program generation for functional processor verification” describes it as “currently the main test generation tool for functional verification of IBM processors,” including several complex processors. [C1]

Role in processor verification

READ FULL ARTICLE →

NEIGHBORHOOD

8 nodes · 9 edges

graph · Genesys-Pro · depth=1

RELATIONSHIPS

44 connections

Constraint Solving for Test Generation uses → 90% 5e

Genesys-Pro uses templates that solve for desired deep states, implying constraint solving.

Cross-level processor verification via endless randomized instruction stream generation with coverage-guided aging ← mentions 90% 4e

The paper mentions Genesys-Pro as a related test program generation tool.

Directed-Random Test Sequence Generation implements → 90% 4e

Genesys-Pro uses templates to solve for desired deep states in directed-random test generation.

Constraint-based Test Generation implements → 90% 3e

Genesys-Pro implements innovations in test program generation for functional processor verification.

Verification Plan uses → 90% 3e

Genesys-Pro's new language reduces effort needed to define and maintain a verification plan.

Architectural Model uses → 100% 2e

Genesys-Pro relies on an architectural model that contains processor-specific information

Testing Knowledge Database uses → 100% 2e

Genesys-Pro uses a database of testing knowledge relevant to the processor

Stream Generation ← part of 100% 2e

Stream generation is part of the Genesys-Pro generation engine

Instruction Generation ← part of 100% 2e

Instruction generation is part of the Genesys-Pro generation engine

Resource Dependency Bias uses → 100% 2e

Genesys-Pro uses resource dependency bias as a generic biasing constraint

Alignment Bias uses → 100% 2e

Genesys-Pro uses alignment bias as a generic biasing constraint

Genesys-Pro: Innovations in Test Program Generation for Functional Processor Verification ← introduces 100% 2e

The paper introduces and describes Genesys-Pro

Random Test Program Generation implements → 95% 2e

Genesys-Pro implements random test program generation as its core approach

Constraint Satisfaction Problem Solving uses → 100% 2e

Genesys-Pro uses constraint satisfaction problem solving for instruction generation

Maintaining Arc Consistency uses → 100% 2e

Genesys-Pro uses a MAC-based algorithm as its CSP solver

Test Template Language uses → 100% 2e

Genesys-Pro uses a test template language to specify verification scenarios

Multiprocessor Verification evaluates → 90% 2e

Genesys-Pro supports multiprocessor verification by generating concurrent instruction streams

Cross-level processor verification via endless randomized instruction stream generation with coverage-guided aging ← compares with 80% 2e

The paper mentions Genesys-Pro as a related model-based test generator.

Constraint Solving for Instruction Generation uses → 90% 2e

Genesys-Pro uses template-based constraint solving to reach desired deep states.

IBM authored by → 95% 2e

Genesys-Pro is IBM's test generation tool based on templates.

Randomized Testing of RISC-V CPUs using Direct Instruction Injection ← mentions 90% 2e

The paper mentions IBM's Genesys-Pro as an example of template-based test generation.

TestRIG compares with → 75% 2e

Genesys-Pro is mentioned as a related directed-random test approach that TestRIG is compared with.

Directed-Random Test Sequence Generation implements → 90% 2e

Genesys-Pro uses templates to intelligently solve for desired deep states in directed-random test generation.

Directed-Random Test Sequence Generation uses → 90% 2e

IBM's Genesys-Pro uses templates to intelligently solve for desired deep states in directed-random test generation.

FPgen uses → 95% 1e

Genesys-Pro uses FPgen's testing knowledge for generating floating-point events

PowerPC Architecture evaluates → 85% 1e

Genesys-Pro is used for verification of PowerPC processors

Genesys extends → 100% 1e

Genesys-Pro is the third-generation tool that extends and improves upon Genesys

Model-Based Test Program Generation implements → 100% 1e

Genesys-Pro implements the model-based test program generation approach

Cache Bias uses → 100% 1e

Genesys-Pro uses cache bias as a generic biasing constraint

Test Generation implements → 98% 1e

Genesys-Pro is the main test generation tool, implementing test generation as its core function.

Functional Verification uses → 97% 1e

Genesys-Pro is used for functional verification of IBM processors.

test templates uses → 96% 1e

Genesys-Pro leverages test templates as a core mechanism for test generation.

IBM ← uses 98% 1e

Genesys-Pro is used by IBM for functional verification of its processors.

Design Simulator uses → 100% 1e

The generated test program passes to a design simulation environment

Directed-Random Test Sequence Generation uses → 90% 1e

Genesys-Pro uses templates to intelligently solve for desired deep states in directed-random test generation.

Architectural Simulator uses → 100% 1e

Genesys-Pro sends each generated instruction to an architectural simulator

Translation Bias uses → 100% 1e

Genesys-Pro uses translation bias to trigger address translation mechanisms

Pseudorandom Biased Generation uses → 95% 1e

Genesys-Pro uses pseudorandom biased generation as its generation approach

Vera compares with → 90% 1e

Genesys-Pro is compared with Vera as commercial testing environments

Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing ← compares with 70% 1e

The paper mentions Genesys-Pro as a related model-based test generation tool for processor verification.

VLIW Architecture uses → 90% 1e

Genesys-Pro's modeling framework is capable of modeling VLIW architectures

Address Translation Mechanism uses → 95% 1e

Genesys-Pro models complex address translation mechanisms

Self-Modifying Code mentions → 85% 1e

Genesys-Pro mentions self-modifying code as a type of reentrant instruction

Resource Reallocation uses → 85% 1e

Genesys-Pro uses resource reallocation to improve test quality

LINKED ENTITIES

5 links

Test Generation IMPLEMENTS Extracted graph relationship

Functional Verification USES Extracted graph relationship

test templates USES Extracted graph relationship

IBM USES Extracted graph relationship

Verification Plan USES Extracted graph relationship

CITATIONS

3 sources

3 citations — click to collapse

[1] Genesys-Pro is described as the main test generation tool for functional verification of IBM processors, including several complex processors. Genesys-Pro: Innovations in test program generation for functional processor verification for IEEE Design and Test of Computers - IBM Research

[2] Using Genesys-Pro fully requires expertise in architecture modeling and testing knowledge to use test templates. Genesys-Pro: Innovations in test program generation for functional processor verification for IEEE Design and Test of Computers - IBM Research

[3] Genesys-Pro's new language reduces the effort needed to define and maintain knowledge specific to an implementation and verification plan. Genesys-Pro: Innovations in test program generation for functional processor verification for IEEE Design and Test of Computers - IBM Research