Skip to content
STIMSMITH
Technique

Technique

1259 entities
#
1
Dynamic Fault Collapsing (DFC)
4
2
Prompt Engineering
4
3
Mux-Coverage Guided Fuzzing
4
4
SystemVerilog Assertions
4
5
Static Single Assignment Form
4
6
Hardware-Accelerated RTL Simulation
4
7
Genetic Programming
4
8
Bayesian Network-based Coverage-Directed Test Generation
4
9
Bayesian network-based test generation
4
10
legality masking
4
11
reward shaping
4
12
differencing (event field delta compression)
4
13
table mutator
4
14
event fusion
4
15
functional coverage closure
4
16
Iterative Stimuli Generation
4
17
Ternary Simulation
4
18
SystemVerilog Assertions (SVA)
4
19
Naive Stimuli Generation
4
20
Modulo Scheduling
4
21
Register Coverage Metric
4
22
abstract constraint satisfaction problem
4
23
Differential Checking
4
24
Model-Based Generation
4
25
Data Assignment
4
26
Instruction Selection
4
27
Combinatorial Generation
4
28
Random Generation
4
29
abstraction refinement
4
30
directed semantic tests
4
31
Smart Shrinking
4
32
Zero-Shot Prompting
4
33
Abstract Syntax Tree Generation
4
34
Assembly Synthesis
4
35
Firmware Fuzzing
4
36
Differential CPU Fuzzing
4
37
Feedback-Based Verification
4
38
Coverage-Conditioned Training
4
39
Reachability Analysis
4
40
Boolean Satisfiability (SAT)
4
41
Generative Model-Based Processor Fuzzing
4
42
Side Channel Analysis
4
43
Deep Q-Learning
4
44
Randomized Test Strategy
4
45
Golden reference model
4
46
Search Tree with Constraint Propagation
4
47
supervised fine-tuning
4
48
Constraint-Based Random Generation
4
49
Out-of-Order Execution
4
50
test plan generation
4
51
Coverage-Driven Instruction Generation
4
52
Wave Dynamic Differential Logic
4
53
random test-case generation
4
54
Masking
4
55
Parameterised Invariants
4
56
Binary Decision Diagrams
4
57
Consistency Assertions
4
58
counter-based node monitoring
4
59
Biased Random Test Generation
4
60
Random Sequence Generation
4
61
GenerateSolution algorithm
4
62
Model-Based Test Program Generation
4
63
BART
4
64
bug detection via program non-termination
4
65
Basic Block Coverage Tracing
4
66
TCG-based Instrumentation
4
67
Control Flow Over-Tainting Mitigation
4
68
CI/CD pipeline
4
69
Constant Time Execution Analysis
4
70
functional test program generation
4
71
grammar-based ISG
4
72
Coverage-Guided Mutation-Based Fuzzing
4
73
Bottom-Up Instruction Space Exploration
4
74
structural coverage
4
75
Recurrent Neural Network (RNN)
4
76
Taint Liveness Annotation
3
77
symbolic solver
3
78
State Decomposition
3
79
Taint Coverage Matrix
3
80
Hardware Dynamic Information Flow Tracking
3
81
Bi-LSTM
3
82
Interrupt and Exception Injection
3
83
VACO
3
84
On-the-Fly Instruction Stream Evolution
3
85
Hardware-Based Mutation Strategy
3
86
path enumeration
3
87
Lockstep Co-Simulation Methodology
3
88
Random Testing
3
89
design simulation
3
90
PPO
3
91
four-eyes manual classification
3
92
Tandem Execution
3
93
RTL Co-simulation
3
94
Single-Class Randomization Architecture
3
95
Multi-Pass Consistency Checking
3
96
Parallelized Fork
3
97
sequential modeling task for test generation
3
98
Coverage-Guided Hardware-Software Contract Fuzzing
3
99
Transformer architecture
3
100
Simulation-based Functional Verification
3
100 of 1259 shown
← prev page 4 of 13 next →