Skip to content
STIMSMITH

FPGA Prototyping

Technique
First seen 6/14/2026
Last seen 6/14/2026
Evidence 2 chunks

NEIGHBORHOOD

6 nodes · 5 edges
graph · FPGA Prototyping · depth=1

RELATIONSHIPS

5 connections
RISC-V evaluates → 93% 2e
FPGA prototyping is used to test and validate RISC-V processor design stability.
RISC-V ISA Tests uses → 91% 1e
RISC-V ISA tests are executed on FPGAs during FPGA prototyping verification.
Imperas RISC-V Tests uses → 90% 1e
Imperas RISC-V tests supplement standard riscv-tests for B-extension verification on FPGA.
B-Extension evaluates → 91% 1e
FPGA prototyping is used to verify the RISC-V B-extension processor.
Open SoC Debug Library uses → 88% 1e
The Open SoC Debug Library provides debug infrastructure used during FPGA prototyping verification.