Random Instruction Stream
TechniqueA Random Instruction Stream is a processor-verification technique supported by RISCV-DV in which randomly generated instructions can be used alongside directed instructions for RISC-V verification scenarios.
First seen 5/26/2026
Last seen 5/26/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
A Random Instruction Stream is referenced in RISCV-DV as part of an instruction-generation flow for RISC-V processor verification. RISCV-DV is a SystemVerilog/UVM-based open-source instruction generator for RISC-V processor verification, and its feature set explicitly includes support for mixing directed instructions with a random instruction stream. [C1][C2]
Role in RISCV-DV
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
1 connectionsRISCV-DV implements random instruction stream generation.
CITATIONS
5 sources5 citations — click to expand
[1] RISCV-DV is a SystemVerilog/UVM-based open-source instruction generator for RISC-V processor verification. chipsalliance/riscv-dv
[2] RISCV-DV supports mixing directed instructions with a random instruction stream. chipsalliance/riscv-dv
[3] RISCV-DV supports randomized or random-generation features including random forward/backward branches, illegal and HINT instruction generation, sub-program generation and random calls, page-table randomization and exceptions, privileged CSR setup randomization, and randomized debug ROM support. chipsalliance/riscv-dv
[4] RISCV-DV supports RV32IMAFDC and RV64IMAFDC, machine/supervisor/user modes, trap and interrupt handling, MMU stress tests, instruction-generation coverage, and co-simulation with Spike, riscv-ovpsim, Whisper, and sail-riscv. chipsalliance/riscv-dv
[5] Running RISCV-DV requires an RTL simulator that supports SystemVerilog and UVM 1.2, and the generator has been verified with Synopsys VCS, Cadence Incisive/Xcelium, Mentor Questa, and Aldec Riviera-PRO. chipsalliance/riscv-dv