Skip to content
STIMSMITH

LLM-aided Stimulus Generation

Technique

The provided evidence does not directly define or describe the technique "LLM-aided Stimulus Generation." The only supplied supporting source is a withdrawn arXiv record for the paper "ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism," which is linked to this technique entity.

First seen 6/1/2026
Last seen 6/3/2026
Evidence 1 chunks
Wiki v1

WIKI

Overview

The supplied evidence does not provide a direct technical definition, algorithm, or workflow for LLM-aided Stimulus Generation.

Evidence currently available

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

2 connections
ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism ← uses 85% 1e
The paper title indicates the use of LLM-aided approaches as part of its CPU verification methodology.
ISAAC ← uses 90% 1e
ISAAC uses LLM-aided stimulus generation as part of its verification approach.

LINKED ENTITIES

1 links
ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism USES Extracted graph relationship

CITATIONS

5 sources
5 citations — click to expand
[1] The provided evidence does not directly define or describe the technique "LLM-aided Stimulus Generation." ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
[2] The only supplied supporting source is a withdrawn arXiv record for the paper "ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism." ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
[3] The arXiv record lists Jialin Sun and 8 other authors. ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
[4] The paper record is marked as withdrawn. ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism
[5] No additional public context, abstract text, or full paper content was supplied in the evidence set. ISAAC: Intelligent, Scalable, Agile, and Accelerated CPU Verification via LLM-aided FPGA Parallelism