Skip to content
STIMSMITH
Concept

Concept

4823 entities
#
1
Async-Lock-Step Compare
2
2
Burn-In Programs
2
3
capability compression
2
4
Benchmark Testing
2
5
Loop Unrolling
2
6
Graph Coloring
2
7
Non-overlapping Rectangles
2
8
Search Space Heuristics
2
9
Vector Register File
2
10
Pipelined Execution
2
11
global state space exploration
2
12
pipeline resource token manager
2
13
data dependency stall
2
14
cache miss penalty
2
15
on-the-fly test generation
2
16
partially instantiated test program
2
17
Algorithm 1 TGen
2
18
register bypassing
2
19
formal processor model
2
20
Pseudo Memory Unit
2
21
multiplier functional unit
2
22
Cross-Checking Execution Results
2
23
DIFUZZRTL Source Code
2
24
Cache Side-Channel Attack
2
25
Test Template Description Language
2
26
MSHRush
2
27
Load Store Cache
2
28
Dynamic Base Block Cache
2
29
Instruction Bus (IBus)
2
30
Data Bus (DBus)
2
31
Seed Minimization
2
32
Self Test Library (STL)
2
33
MCU testbench
2
34
RISCV-DV testbench
2
35
nML
2
36
Configuration Files
2
37
MIPS Instruction Set Architecture
2
38
Kernel Page-Table Isolation
2
39
Dual-Core Lockstep (DCLS)
2
40
AES
2
41
KMAC
2
42
HMAC
2
43
Worst-Case Execution Time (WCET)
2
44
Verification Methodology
2
45
Test Specification
2
46
Hard-to-Test Faults
2
47
Fault Injection (FI)
2
48
Greybox Test Generation
2
49
Modular ISA
2
50
SoC Generation Framework
2
51
Fault Propagation Path
2
52
Stress Program
2
53
Architectural State Exploration
2
54
Feedback Loop
2
55
F2XM1 Defect
2
56
advantage computation
2
57
Symbolic Quick Error Detection
2
58
Microarchitectural Observability
2
59
Side Channel
2
60
Microarchitectural Data Sampling
2
61
Return Stack Buffer
2
62
Test Throughput
2
63
Lookup Table (LUT)
2
64
Ethernet Frame
2
65
Header Checksum
2
66
data contamination
2
67
Microarchitectural Controllability
2
68
Swappable Region
2
69
Shadow Circuit
2
70
FPGA-accelerated coverage collection
2
71
PC generation
2
72
DejaVuzz Source Code
2
73
Architecture Verification Program
2
74
Validation Function
2
75
Object-Oriented Database
2
76
Microarchitectural Timing Side Channels
2
77
Fuzzing Dictionary
2
78
BlackParrot Processor
2
79
Depth-First Tree Traversal
2
80
Testing Knowledge Base
2
81
End State Recording
2
82
pipeline stall attribution
2
83
Carry Look-Ahead Adder
2
84
Format
2
85
Page Fault
2
86
Test Generator Implementation in C
2
87
Instruction Mix (IMIX)
2
88
Branch Transition Rate (BTR)
2
89
Branch Misprediction Rate
2
90
Coverage Subsets
2
91
Instruction Cache Miss Rate (ICMR)
2
92
Data Cache Miss Rate
2
93
Full-Load Testing
2
94
Spatial Locality
2
95
epex-formal-rv32-model
2
96
Directives File
2
97
architectural checkpointing
2
98
Average Basic Block Size
2
99
Dependency Distance
2
100
Convex Hull
2
100 of 4823 shown
← prev page 26 of 49 next →