Skip to content
STIMSMITH

interrupt stimulus

Concept

Interrupt stimulus is a verification stimulus used in the Ibex UVM testbench to exercise a CPU core's interrupt handling by driving signals onto the core's interrupt pins during test execution.

First seen 5/28/2026
Last seen 5/28/2026
Evidence 2 chunks
Wiki v1

WIKI

Definition

In the Ibex UVM verification environment, interrupt stimulus refers to external testbench activity that drives interrupt-related signals into the core under test. The documented interrupt agent is specifically described as driving stimulus onto the Ibex core's interrupt pins randomly during test execution.

Role in the Ibex testbench

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

CITATIONS

4 sources
4 citations — click to collapse
[1] In the Ibex UVM environment, interrupt stimulus is driven onto the Ibex core's interrupt pins randomly during test execution. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[2] The Ibex testbench stimulates the core to execute a program in memory, compares the core trace log against a Spike ISS trace log, and collects coverage information. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[3] Ibex test sequences are used to drive interrupt and debug stimulus into the core. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi
[4] The Ibex verification plan includes exception and interrupt testing, and the co-simulation system forwards observed interrupt and debug requests from RTL simulation to the Spike ISS to keep the models synchronized. [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi