Concept
Concept
4823 entities#
1 ISA-level Verification
3 2 Database of Diffs (DoD)
3 3 Redundant State and Transition Elimination
3 4 constrained random test bench for ARM AMBA
3 5 Dynamic Constraint Management
3 6 load_leakage
3 7 Inline Constraints
3 8 Safety Property
3 9 State Machine Model
3 10 Operand
3 11 Assembly Program Generation
3 12 Natural Language Specification
3 13 sub-unit RTL verification
3 14 self-checking code
3 15 ALU Abstraction Modeling
3 16 constrained random test bench for IBM CoreConnect
3 17 Over-constraint Analysis
3 18 pseudorandom code generation
3 19 System-Level Testing
3 20 x language
3 21 Random Number Generator
3 22 performance counters
3 23 Foreshadow
3 24 AES Key Schedule
3 25 formal semantics
3 26 PIE Model
3 27 Mapping Function
3 28 CodeCheckRunner
3 29 Test Case Refinement
3 30 Concretization
3 31 Instruction Block Concatenation
3 32 Vulnerability Discovery
3 33 Sandboxing
3 34 Reachability Property
3 35 ISA-compliant Test Generation
3 36 simple test actions
3 37 Self-Modifying Code
3 38 add.rm.ftz.sat.f32 C semantics
3 39 Test Template
3 40 Code Fragment
3 41 CPU processor design
3 42 Sail language
3 43 test sequence tokenization
3 44 undefined behaviour
3 45 Functional Test Program
3 46 instruction embedding
3 47 functionality-based coverage metrics
3 48 code minimization
3 49 Faulty Transition System
3 50 Cumulative Global Constraint
3 51 Valid Sequences (VS) test set
3 52 Design for Testability (DfT)
3 53 Order Dependent Instructions
3 54 Marginal Defects
3 55 Non-functional Properties
3 56 CovGuidedTestsetGenerator
3 57 PTX instruction set
3 58 Pipeline Model
3 59 path coverage criterion
3 60 Source Instrumentation
3 61 Error Correction Code (ECC)
3 62 Condition Codes
3 63 Per-Instruction Logging
3 64 multiplexer select signal
3 65 array constraints
3 66 Functional Safety
3 67 logic abstraction
3 68 TileLink protocol
3 69 Instruction Generator (InstrGen)
3 70 emulation
3 71 model-based test case generation
3 72 x86_64 Instruction Encoding
3 73 declassification of legal flows
3 74 Compatibility Constraint
3 75 Coverage-Observer
3 76 MINRES The Good Core (TGC) Series
3 77 AV-Swap
3 78 Invalid+Valid Sequences (IVS) test set
3 79 Invalid+Valid Sequences test set
3 80 Binary Instrumentation
3 81 Simulation Performance (MIPS)
3 82 Experiment-ARM-24h.sh
3 83 Burn-In Test
3 84 Valid Sequences test set
3 85 Module-Level Coverage Weighting
3 86 verification database
3 87 Exception Handling in Stimulus Generation
3 88 constrained random simulation
3 89 Pipeline Stall
3 90 user-provided templates
3 91 linear feedback shift register
3 92 Constructive Test Generation
3 93 pseudo-random number generation
3 94 strip weight
3 95 taint tracking
3 96 MINRES The Good Core (TGC)
3 97 external interface unit
3 98 Symbolic Memory
3 99 bi-variate linear constraints
3 100 Formal Property Verification (FPV)
3