DEC Alpha 21264
ConceptThe DEC Alpha 21264 Microprocessor is identified in the provided evidence as a multiple-issue, out-of-order, superscalar Alpha processor. A cited 1998 DAC paper focused on its functional verification.
First seen 5/26/2026
Last seen 5/26/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
The DEC Alpha 21264 Microprocessor is described in the available evidence as a multiple-issue, out-of-order, superscalar Alpha processor.
Functional verification reference
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
1 connectionsDEC Alpha 21264 functional verification is mentioned in the references
CITATIONS
4 sources4 citations — click to collapse
[1] The DEC Alpha 21264 Microprocessor is described as a multiple-issue, out-of-order, superscalar Alpha processor. [PDF] Genesys-pro: innovations in test program generation for functional ...
[2] S. Taylor et al. authored a paper titled “Functional Verification of a Multiple-Issue, Out-of-Order, Superscalar Alpha Processor—the DEC Alpha 21264 Microprocessor.” [PDF] Genesys-pro: innovations in test program generation for functional ...
[3] The functional-verification paper appeared in the Proceedings of the 35th Design Automation Conference (DAC 98), ACM Press, 1998, pages 638–643. [PDF] Genesys-pro: innovations in test program generation for functional ...
[4] The available evidence is bibliographic and does not provide implementation details, performance data, instruction-set details, or design specifications. [PDF] Genesys-pro: innovations in test program generation for functional ...