**Co-emulation** is a hardware-verification approach enabled by hybrid CPU/FPGA architectures and SoC-FPGAs in which the **design under test** is mapped onto an FPGA, while the **testbench** continues to execute on an HDL simulator.[^333] It is used in the context of verification acceleration, particularly where RTL simulation alone is limited by testbench performance.

No graph connections found for this entity yet. It may appear in future ingestion runs.