Skip to content
STIMSMITH
Concept

Concept

4823 entities
#
1
Python Script
2
2
processor model
2
3
feedback path
2
4
Graybox Fuzzing
2
5
Control Flow Edge Coverage
2
6
ISA Emulation
2
7
Fuzzer Result Aggregation
2
8
Cache Invalidation
2
9
Persistent Mode
2
10
Whitebox Fuzzing
2
11
Partial Design Reset
2
12
Soft-Core Processor
2
13
Scratchpad Memory
2
14
probabilistic context-free grammar
2
15
stimulus generation framework
2
16
Interrupt Request
2
17
Hardware-Based Control Flow Tracing
2
18
carry bit propagation
2
19
Incremental Fault-Triggered Cycle
2
20
Binary Search Fault-Detected Cycle
2
21
CLIC
2
22
MTVT
2
23
STVT
2
24
STVEC
2
25
Trap Vector Table
2
26
inversion fault
2
27
Access-Control Extension
2
28
Design for Testability
2
29
CPURISCVState
2
30
read_mtvt
2
31
write_mtvt
2
32
write_stvec
2
33
XTVEC_NBASE
2
34
Machine-mode Interrupts
2
35
Supervisor-mode Interrupts
2
36
M-mode
2
37
S-mode
2
38
false positive elimination
2
39
scv_constraint_base
2
40
scv_expression
2
41
Complement Edges in BDD
2
42
Direct jump
2
43
Transaction Recording
2
44
Data Introspection
2
45
Minimal Unsatisfiable Subformula
2
46
Random Constraint Verification
2
47
exception and interrupt events
2
48
Implication Operator in Constraints
2
49
If-Else Constraint Construct
2
50
Constant vs Variable in Constraint
2
51
Randomized Tests
2
52
Random Variable Distribution
2
53
transient execution vulnerabilities
2
54
inside Operator
2
55
ASIC Design
2
56
Constraint-Based Random Test Generation
2
57
Meltdown attacks
2
58
Assertion Coverage
2
59
system element behavior
2
60
ROM firmware
2
61
DV document
2
62
DIF
2
63
Coverage-guided Greybox Fuzzing
2
64
UVC
2
65
Trace Equivalence
2
66
user defined rules
2
67
event behavior rules
2
68
ADDC instruction
2
69
carry bit
2
70
Open-Source Hardware
2
71
PicoRV32
2
72
Multi-Core RISC-V Systems
2
73
Neuromorphic and Quantum Control Paths
2
74
two-stage fuzzing pipeline
2
75
GPT-2-based instruction generation
2
76
ISA-level semantic validity
2
77
lockstep differential comparison
2
78
seed byte string
2
79
instruction length detection
2
80
reserved bit
2
81
clock domain crossing
2
82
binary executable analysis
2
83
format string deduplication
2
84
pairwise structural bit flips
2
85
comportability
2
86
riscv.proof
2
87
unused bit
2
88
Regression Test Suite
2
89
Random Object
2
90
Inline Generators
2
91
randv
2
92
Soft Constraint
2
93
Hard Constraint
2
94
Unbounded Model Checking
2
95
Disjunctive Normal Form (DNF)
2
96
Linear Integer Arithmetic (LIA)
2
97
Custom Processor
2
98
Register File Port Constraint
2
99
Software Execution Latency Estimation
2
100
Hardware Execution Latency Estimation
2
100 of 4823 shown
← prev page 31 of 49 next →