riscv_instr_gen_config
CodeArtifactriscv_instr_gen_config is a riscv-dv configuration class randomized by riscv_instr_base_test.sv to control key parameters for generated RISC-V assembly tests, including ISA extensions, supported privilege mode, main/subprogram instruction counts, and whether specific instruction classes such as ebreak, dret, fence, and wfi are suppressed.
WIKI
riscv_instr_gen_config
riscv_instr_gen_config is a configuration class in the CHIPS Alliance open-source riscv-dv random instruction generator flow for RISC-V processor verification. It is randomized from the riscv_instr_base_test.sv test before assembly-program generation begins. The resulting configuration determines major constraints and switches used by the generated RISC-V assembly test program. [C1]
Role in the generation flow
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →