Skip to content
STIMSMITH

Sail-RISC-V and Spike for RISC-V Vector: Toward Consistent Golden Reference Behavior

Paper
First seen 8/5/2026
Last seen 8/5/2026
Evidence 4 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

15 connections
sail-riscv evaluates → 100% 2e
The paper evaluates Sail-RISC-V's RVV behavior against Spike
spike evaluates → 100% 2e
The paper evaluates Spike as golden reference model for comparison
positive testing uses → 100% 2e
The paper applies positive testing with valid instruction sequences
Negative Testing uses → 100% 2e
The paper applies negative testing with invalid instruction sequences
RVVTS uses → 100% 2e
The paper uses RVVTS as automated testing framework to compare Sail-RISC-V against Spike
RISC-V Vector Tests Generator mentions → 90% 1e
The paper mentions RISC-V Vector Tests Generator as a related verification framework reference
riscv-dv mentions → 90% 1e
The paper mentions RISCV-DV as a related verification framework
Randomized Testing of RISC-V CPUs using Direct Instruction Injection mentions → 100% 1e
The paper cites the randomized testing paper as a related verification framework
Closing the RISC-V compliance gap: Looking from the negative testing side mentions → 100% 1e
The paper cites the negative testing compliance gap paper
Manfred Schlägl authored by → 100% 1e
The paper is authored by Manfred Schlägl
Single instruction isolation for RISC-V vector test failures mentions → 100% 1e
The paper cites the single instruction isolation paper as the foundation for RVVTS
Katharina Ruep authored by → 100% 1e
The paper is authored by Katharina Ruep
Daniel Große authored by → 100% 1e
The paper is authored by Daniel Große
Johannes Kepler University Linz authored by → 100% 1e
The paper is affiliated with Johannes Kepler University Linz
sail-riscv compares with → 100% 1e
The paper compares Sail-RISC-V against Spike