Concept
Concept
4823 entities#
1 Jump-Starting (Warm-Up Simulation)
4 2 MIP register
4 3 ISA formal semantics
4 4 Processor State Coverage
4 5 Testing Knowledge Database
4 6 Symbolic Values
4 7 Reconfigurable Test Program Generator
4 8 Program-Points Coverage Criterion
4 9 Scenario Generator
4 10 Transition Relation
4 11 operation EFSM
4 12 RISCVuzz Server
4 13 Translation Buffer
4 14 Forwarding Mechanism
4 15 Error Function
4 16 T32 instruction set
4 17 Test Knowledge
4 18 Object-Oriented Verification
4 19 A32 instruction set
4 20 Metamodeling
4 21 instruction-set unit testing
4 22 RISCVuzz Client (C and RISC-V Assembly)
4 23 stratified random sampling
4 24 Generator
4 25 Embedded Systems
4 26 communication overhead
4 27 A64 instruction set
4 28 Fault Simulation
4 29 Instruction Encoding Space
4 30 golden reference model (REF)
4 31 Hardware Transition System
4 32 Attacker Model
4 33 randv<T>
4 34 Autoencoder
4 35 Multiplexer Selection Signal Coverage
4 36 Implementation Differences
4 37 STR (immediate) instruction
4 38 Code Block
4 39 Strongly Typed Instruction Model
4 40 Vectorization
4 41 CodeErrMinRunner
4 42 Two-stage Fuzzing Framework
4 43 Instruction-Injector
4 44 Rich Instruction Construction
4 45 trap handler
4 46 Randomized Instruction Generation
4 47 vse128.v Instruction
4 48 Instruction Stream Generator (ISG)
4 49 entailed regions
4 50 Instruction Sequence Shrinking
4 51 Simulation-Based Processor Verification
4 52 Noise Instruction
4 53 control-flow hijack
4 54 Axiomatic Concurrency Model
4 55 constraint pre-processing
4 56 Instruction Pipeline Register
4 57 Instruction Sequence Generator (ISG)
4 58 instruction operand
4 59 Instruction Operand Constraint (IOC)
4 60 UNDEFINED instruction behavior
4 61 taint injection
4 62 Branch Scenario
4 63 openC910 RTL
4 64 Simulator-Agnostic Code Generation
4 65 Haskell
4 66 Common Instruction Scenario Base Class
4 67 UCB1 (Upper Confidence Bound) algorithm
4 68 openC906 RTL
4 69 bug heredity
4 70 Intel Core microprocessor
4 71 Minimally Invasive ISS Generation
4 72 RTL simulator
4 73 VexRiscv
4 74 forwarding paths
4 75 assertions
4 76 RoCC
4 77 ARM AMBA AHB
4 78 RV32IMAFDC
4 79 Data Parallelism
4 80 hardware functional verification
4 81 Constant-Time (CT) execution
4 82 Control-Flow Integrity (CFI)
4 83 Capability-Based Memory Protection
4 84 Local Memory Bus (LMB)
4 85 Ara test harness
4 86 Patch Testing
4 87 On-the-fly Differential Analysis
4 88 Knowledge Acquisition
4 89 Pipelined CPU
4 90 Instruction Injection
3 91 pipeline hazard verification
3 92 Integrated Circuit Design
3 93 Instruction-Accurate Simulation
3 94 Deep-state Prioritization (dfs)
3 95 Piccolo RISC-V Core
3 96 gen_test_data command
3 97 Over-approximated Pre-image Operator
3 98 gen_test_cases command
3 99 User-Space Differential Testing
3 100 Instruction Pointer
3