Skip to content
STIMSMITH
Concept

Concept

2103 entities
#
1
many-sorted logic
2
2
CoreIR
2
3
bfloat16
2
4
register dependencies
2
5
RISC-V Foundation
2
6
pipeline interlocks
2
7
DII Stream
2
8
RVFI Stream
2
9
Instruction Trace
2
10
bounded model checking
2
11
assertions
2
12
ELF
2
13
Instruction Set Generator (ISG)
2
14
YAML Configuration
2
15
template parameter iterators
2
16
cv32e40p
2
17
Fetch Interface Monitoring
2
18
equivalence classes of instructions
2
19
Register File Write Port Monitoring
2
20
HDL Code Generation
2
21
Speculative Fetch
2
22
Trace Merging
2
23
Coverage-Guided Testing
2
24
TLB memory management
2
25
AHB-to-Wishbone Adapter
2
26
Superscalar Processor Verification
2
27
Test Program Generation for Microprocessors
2
28
Program Counter Monitoring
2
29
Test Program Generation for Memory Management Units of Microprocessors
2
30
test generator
2
31
StarCoder2
2
32
Hazard3
2
33
RPU
2
34
Power9
2
35
assembly program test inputs
2
36
IBM RISC System/6000
2
37
Dhrystone benchmark
2
38
gen_program
2
39
sepc CSR
2
40
Abstraction Function
2
41
merged register file
2
42
ISA-Level Instruction Generation
2
43
tag controller
2
44
Liveness Verification
2
45
CHERIvoke
2
46
bounds checking
2
47
instruction pipeline
2
48
capability mode bit
2
49
safe speculation
2
50
Morello
2
51
Memory Protection Unit
2
52
Garbage Collection
2
53
Data Dependency Analysis
2
54
SoCFPGA Co-emulation
2
55
Synthetic Program Generation
2
56
generate_directed_instr_stream function
2
57
Exceptions and Interrupts
2
58
Enumerate Construct
2
59
interrupt stimulus
2
60
SMT Solver
2
61
Machine Learning for Fuzzing
2
62
Genloop Construct
2
63
Genif Construct
2
64
Cross Coverage
2
65
RISC-V Timer
2
66
Covergroup
2
67
Fault Reporting Issue
2
68
Coverage Bins
2
69
vDSO
2
70
Floating-Point Control and Status Register
2
71
Structural Coverage-Based Fuzzing
2
72
CANbus Protocol
2
73
Dynamic Array
2
74
x86_64 instruction decoding
2
75
x86_64 instruction format
2
76
instruction prefix
2
77
cohort output
2
78
worker process ABI
2
79
adversarial instruction sequence
2
80
mishegos worker
2
81
Genmath Construct
2
82
Non-Determinism Removal
2
83
Boolean Satisfiability
2
84
XTheadMemIdx Extension
2
85
Majority Vote Oracle
2
86
L1 cache miss
2
87
Burch-Dill Correspondence Checking
2
88
mixin_dir_instr_list function
2
89
riscv_instr_registry class
2
90
Abstract Syntax Tree
2
91
Verification IP
2
92
Feature Definition Section
2
93
Hierarchical Code Composition
2
94
Compiler Testing
2
95
Stencil Computation
2
96
SMV model checker
2
97
Default Data Capability
2
98
principle of least privilege
2
99
software compartmentalization
2
100
Coverage Group Format
2
100 of 2103 shown
← prev page 13 of 22 next →