Skip to content
STIMSMITH

Verismith

Tool
First seen 8/4/2026
Last seen 8/4/2026
Evidence 10 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

7 connections
ChiGen ← compares with 100% 6e
ChiGen is compared against Verismith in terms of structural diversity, code coverage, and bug-finding ability.
Fuzzing implements → 100% 3e
Verismith is an open-source Verilog fuzzer that generates designs in a top-down fashion.
Generation of various programs in Verilog/SystemVerilog for testing EDA tools ← evaluates 100% 2e
The paper evaluates Verismith as a baseline for comparison with ChiGen.
Verilog implements → 90% 1e
Verismith generates Verilog designs as its output.
Yosys evaluates → 90% 1e
Verismith was used in bug-finding campaigns on Yosys as a baseline comparison to ChiGen.
Verilator evaluates → 90% 1e
Verismith was used in bug-finding campaigns on Verilator as a baseline comparison to ChiGen.
Verible evaluates → 90% 1e
Verismith was used in bug-finding campaigns on Verible's obfuscator as a baseline comparison to ChiGen.