Generation of various programs in Verilog/SystemVerilog for testing EDA tools
PaperFirst seen 8/4/2026
Last seen 8/4/2026
Evidence 16 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
10 connectionsThe paper evaluates Verismith as a baseline for comparison with ChiGen.
The paper evaluates VlogHammer as a baseline for comparison with ChiGen.
The paper evaluates TransFuzz as a baseline for comparison with ChiGen.
The paper introduces enhancements to ChiGen, a Verilog fuzzer.
The paper presents and uses ChiGen as its primary tool for Verilog generation and EDA testing.
The paper mentions the emergence of LLMs for Verilog code generation and contrasts them with ChiGen.
The paper is authored by Fernando Magno Quintão Pereira from UFMG.
The paper is affiliated with UFMG, Belo Horizonte, Brazil.
The paper mentions Hardware Description Languages as the context for benchmark programs.
The paper is authored by Luiza de Melo Gomes from UFMG.