00

Functional Verification

Technique ☆ WATCH ⎘ SHARE

First seen 6/14/2026

Last seen 8/6/2026

Evidence 7 chunks

01

NEIGHBORHOOD

1 nodes · 0 edges

graph · Functional Verification · depth=1

02

RELATIONSHIPS

11 connections

Functional Coverage uses → 95% 3e evidence

Functional coverage measures the completeness with which the design has been tested.

UVM uses → 96% 3e evidence

UVM is a standard methodology tool used for functional verification of processors.

Code Coverage uses → 95% 2e evidence

Code coverage is a key metric for measuring completeness of functional verification.

Instruction Set Architecture evaluates → 91% 2e evidence

Functional verification is used to verify ISA compliance and instruction behavior.

RISC-V evaluates → 97% 2e evidence

Functional verification is a primary methodology used to verify RISC-V processor designs.

DIG (Dynamic Instruction Generator) ← implements 90% 1e evidence

DIG is designed to enhance functional verification of processors.

Processor Model Verification uses → 95% 1e evidence

Functional verification is applied to verify the processor model.

Enhancing Functional Verification with Dynamic Instruction Generation by Exploiting Processor Runtime States ← uses 100% 1e evidence

The paper focuses on enhancing functional verification of processors.

Genesys-Pro ← implements 90% 1e evidence

Genesys-Pro is a test program generator for functional processor verification.

OVM ← implements 90% 1e evidence

OVM provides a layered testbench approach for functional verification of RISC-V processors.

Research on functional verification method processor model built by Chisel ← uses 100% 1e evidence

The paper proposes and applies functional verification methods to the processor model.