Skip to content
STIMSMITH
Concept

Concept

4823 entities
#
1
Stimulus Base Class
1
2
UVM functional coverage
1
3
Automatic Test Pattern Generation
1
4
L1/L2 Cache
1
5
RISC-V verification
1
6
General-Purpose Register (GPR)
1
7
catch-up ALU
1
8
Directed Test Suites
1
9
Curriculum Learning
1
10
parameters.txt
1
11
random_axi stimulus class
1
12
on-chip debug
1
13
virtual-to-physical address translation
1
14
Resource Reallocation
1
15
Bedrock coherence protocol
1
16
Processor Runtime Architectural State
1
17
one-to-one coverage mapping
1
18
Test Instruction Stream
1
19
Intra-instruction Test Knowledge
1
20
Inter-instruction Test Knowledge
1
21
Dark Instructions and Vulnerabilities
1
22
BRAM-based coverage engine
1
23
instructions-per-clock (IPC)
1
24
RTL datapath
1
25
ldInstr
1
26
data-independent execution latency
1
27
randomization ordering
1
28
DEC Alpha 21264
1
29
Bitvector Literal
1
30
Reinforcement Learning from Human Feedback
1
31
Simple Preference Optimization
1
32
Evolutionary Algorithm
1
33
post_randomize
1
34
register file model
1
35
Mapping Scheme
1
36
immediate offset
1
37
word alignment
1
38
Blackboxing
1
39
recurrent neural network (RNN) based constraint optimizer
1
40
Context Switch
1
41
delay injection attack
1
42
FIFO Queue RTL Module
1
43
Extern Binding
1
44
Ariane (CVA6)
1
45
RISC-V Data-Independent Execution Latency (DIEL) mode
1
46
Liveness Property
1
47
Structured RISC-V Tokenizer
1
48
Covert Channel
1
49
Pipeline (Boru Hattı)
1
50
Register Scrambling
1
51
Bi-LSTM
1
52
Corpus Distillation
1
53
Binary Search-Based Minimization
1
54
SystemVerilog Assertions (SVA)
1
55
LLVMFuzzerTestOneInput XED Integration
1
56
Biasing Technique
1
57
Symbolic Constraint
1
58
Processor Conformance Verification
1
59
general purpose register initialization
1
60
TestsetCodeErrMinRunner
1
61
Symbolic Instruction Graph Language
1
62
GNU RISC-V Toolchain
1
63
digital twin simulation
1
64
SIGL
1
65
CVSS vulnerability scoring
1
66
hardware vulnerability discovery
1
67
Generation-Simulation Cycle
1
68
RandObj
1
69
random constrained testing
1
70
IEEE floating point semantics
1
71
Barrel Shifter
1
72
input constraints
1
73
ANSI/IEEE Standard for Binary Floating Point Arithmetic
1
74
litmus tests
1
75
Resource Overlap
1
76
IBM System/390 Processor
1
77
IBM AS/400 Processor
1
78
MOVE CHARACTER LONG Instruction
1
79
vendor extension naming convention
1
80
Extractor Program
1
81
Generate-and-Test Strategy
1
82
GDBRunner
1
83
Semantic Procedure
1
84
progressive coverage
1
85
Chain Constraint
1
86
Effect Constraint
1
87
SAT/SMT solvers
1
88
Illegal Instruction Overshoot Defect
1
89
ISPS Memory Declaration
1
90
core_integrate.sh
1
91
toolchain_paths.sh
1
92
sim.py
1
93
Memory Allocation Policy
1
94
Register Allocation Policy
1
95
RVA23 Profile
1
96
Quarantine Pool
1
97
Subset Behaviour Checking
1
98
RVA22 Profile
1
99
Resource Manager
1
100
Hardware Simulator
1
100 of 4823 shown
← prev page 46 of 49 next →