A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
PaperFirst seen 7/28/2026
Last seen 7/28/2026
Evidence 4 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
17 connectionsThe methodology uses functional coverage models to measure verification progress.
The methodology and Threadmill were used in the verification of the IBM POWER7 processor.
The paper introduces the Threadmill tool for post-silicon validation.
Charles Meissner is listed as an author of the paper.
John Schumann is listed as an author of the paper.
Amir Nahir is listed as an author of the paper.
Gil Shurek is listed as an author of the paper.
Avi Ziv is listed as an author of the paper.
The paper is affiliated with IBM Server and Technology Group.
The paper is affiliated with IBM Research - Haifa.
The methodology extends coverage-driven verification to the post-silicon domain.
The unified methodology is based on a common verification plan.
The methodology uses test-templates for directing stimuli generation.
Allon Adir is listed as an author of the paper.
Random stimuli generation is a core component of the methodology described in the paper.
Shady Copty is listed as an author of the paper.
Shimon Landa is listed as an author of the paper.