OpenHW Group

Organization

OpenHW Group is described in the supplied evidence as a not-for-profit, member-driven global organization for open-source hardware and software collaboration around RISC-V cores, related IP, tools, and software. The evidence specifically connects it to the CORE-V family, Core-V-Verif verification work, the `openhwgroup/force-riscv` GitHub repository, and transfer of CVA6 development and maintenance.

First seen 5/24/2026

Last seen 6/8/2026

Evidence 6 chunks

Wiki v3

WIKI

OpenHW Group

Overview

OpenHW Group is described in the supplied evidence as a not-for-profit, global organization driven by members and individual contributors, where hardware and software designers collaborate on open-source cores, related IP, tools, and software such as the CORE-V family of cores.^[1]

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections

force-riscv ← published by 1e

Force-riscv is published by the OpenHW Group.

LINKED ENTITIES

1 links

Futurewei initial_contributor_to_repository GitHub metadata describes force-riscv as an instruction set generator initially contributed by Futurewei.

CITATIONS

8 sources

8 citations — click to expand

[1] OpenHW Group organizational description [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[2] OpenHW infrastructure and CORE-V family description [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[3] Core-V-Verif purpose and OpenHW development [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[4] Core-V-Verif UVM, verification task group, CORE-V-DOCS, and CV32E40P focus [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[5] Core-V-Verif testbench, BSP, random instruction generation, and test-program categories [PDF] UVM based design veri cation of a RISC-V CPU core - POLITesi

[6] GitHub metadata for openhwgroup/force-riscv openhwgroup/force-riscv

[7] force-riscv repository description as an instruction set generator initially contributed by Futurewei openhwgroup/force-riscv

[8] CVA6 development and maintenance transfer to OpenHW Group and CVA6 technical characteristics [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...