Skip to content
STIMSMITH
Technique

Technique

1259 entities
#
1
grammar-based input generation
1
2
Register renaming for temporaries
1
3
Transaction-Based Verification
1
4
Stack slot permutation for locals
1
5
Instruction combining
1
6
Stack frame offset variation
1
7
Memory allocation size variation
1
8
Constant loading via literal pool
1
9
Dynamic Interpolation Framework
1
10
Abstract Interpretation
1
11
Direct Preference Optimization
1
12
Equivalent instruction sequences
1
13
UVM verification testbench
1
14
Dynamic Biased Pseudo-Random Test Program Generation
1
15
Test Program Generation for Functional Verification
1
16
BDD-Based Sampling
1
17
Tseitin Encoding
1
18
Assertions
1
19
information flow tracking
1
20
counter-example guided synthesis
1
21
Branch Coverage
1
22
microcode patching
1
23
Ackermannization
1
24
microarchitectural introspection
1
25
microcode-level instrumentation
1
26
instruction generation coverage model
1
27
Shrinking
1
28
runtime detection
1
29
contextual bandits
1
30
test mutation
1
31
Property Based Testing
1
32
Bayesian network for coverage modeling
1
33
artificial neural network for test acceleration
1
34
Difference-based Testing
1
35
Data-level parallelism
1
36
Randomized Memory Allocator
1
37
Nondeterminism Elimination
1
38
Register Scrambling
1
39
Trace-Based Verification
1
40
Counterexample Reduction
1
41
Stimulus Graphs
1
42
Directed graybox fuzzing
1
43
FSM traversal based test generation
1
44
Hybrid hardware fuzzing
1
45
functional equivalence checking
1
46
retrieval-augmented generation
1
47
Expert Systems
0
48
Technical intelligence
0
49
Maintain-Arc-Consistency (MAC)
0
50
BDD Representation
0
51
BDD Solver
0
52
TIUP (Tautology-Induced Universal Properties)
0
53
Variant Ant Colony Optimization (VACO)
0
54
Self-compositional framework
0
55
Instruction Generator
0
56
DNF (Masks) Representation of Sets
0
57
Assumption-based Pruning
0
58
Soft-CSP Algorithm
0
59
Knowledge Representation
0
59 of 1259 shown
← prev page 13 of 13