UVM Verification Testbench

Overview

The UVM verification testbench is part of a SystemVerilog project for verifying a 5-stage pipelined MIPS processor. The processor design supports hazard handling, and the repository includes a UVM-based verification environment to exercise and observe processor behavior during simulation.^[1]