Concept
Concept
4823 entities#
1 Instruction Set Architecture Compliance Testing
1 2 GoLang Test Generator
1 3 hardware capabilities
1 4 Consistent Outputs
1 5 Template of Testbench
1 6 Signal Reference Result
1 7 Model Driven Architecture
1 8 Hardware Simulation Binary
1 9 Program Emulator
1 10 Naturally Aligned Power-of-2 (NAPOT)
1 11 RTL-based Sampling
1 12 Sim-nML
1 13 Naturally Aligned Four-byte (NA4)
1 14 Trace-Guided TCG
1 15 inequality constraint splitting
1 16 Scala-based Test Generator
1 17 riscv_instruction_sequence
1 18 hardware-software co-debug
1 19 Lock Bit Mechanism
1 20 full-chip testing
1 21 Vector Register
1 22 instruction level randomization
1 23 GNU Make
1 24 CompressedIllegal Instruction Category
1 25 insert_sub_program
1 26 Assumption-Based Bug Workaround
1 27 sequence level randomization
1 28 program level randomization
1 29 Hardware-Software Interface
1 30 covergroups
1 31 Ruby Scripting Language
1 32 Parity
1 33 coverpoints
1 34 Portable Stimulus Standard
1 35 Error-Correcting Code
1 36 EXPRESSION ADL
1 37 Mixed-Signal Verification
1 38 Cyclic Redundancy Check
1 39 Triple Module Redundancy
1 40 Verification Signoff
1 41 UncompressedIllegal Instruction Category
1 42 Test Format Specification
1 43 CHERI-256 capability format
1 44 Multi-Core Fuzzing Parallelization
1 45 Executable Golden Specification
1 46 Spectre-STC
1 47 Stimulus Constraints
1 48 Test Sequences
1 49 Phase-Accurate Simulation
1 50 Device Driver
1 51 Bus Interface
1 52 APB
1 53 AHB
1 54 AXI4
1 55 Magic Square Problem
1 56 Map Coloring Problem
1 57 Graph-Based Functional Test Generation
1 58 Tandem Simulation
1 59 Checkpoint Table (CKPT)
1 60 SMoTherSpectre
1 61 Pipeline Interaction Coverage
1 62 Coverage Point
1 63 Design Tape-Out
1 64 Register Alias Table (RAT)
1 65 Drop-in-Replacement Design
1 66 Architecture Description Language (ADL)
1 67 Temporal Logic Property
1 68 Counterexample-based Test Generation
1 69 Functional Fault
1 70 Set Covering
1 71 inter-resource interaction
1 72 Axe Memory Consistency Checker
1 73 Free List (FL)
1 74 Constraint Solver Solution Space
1 75 unit-level testing
1 76 inter-instruction interaction
1 77 BundleToProto
1 78 functional validation
1 79 PULPino
1 80 Ibex (Zero-RISCV)
1 81 BundleToJson
1 82 PipeDriver
1 83 CORE-V-VERIF Testbench
1 84 PipeMonitor
1 85 BOOM (Berkeley Out-of-Order Machine)
1 86 Alpha 21264 processor model
1 87 Scalar Register File
1 88 Stream Graph Scheduling
1 89 Diff2 Global Constraint
1 90 Lifetime Analysis
1 91 Inverse Discrete Cosine Transformation
1 92 CosimTester Trait
1 93 Stimulus Graph
1 94 Linear Temporal Logic (LTL)
1 95 pipeline graph coverage
1 96 CSRIllegal Instruction Category
1 97 Trap/Interrupt Handling
0 98 D Programming Language (Dlang)
0 99 VIP Level Parallelism
0 100 Test Template Language
0