In the provided evidence, symbolic execution is identified as an example of a formal verification method used in hardware verification. The evidence groups it with model checking and states that such methods use mathematical reasoning to prove that a hardware design conforms to its specification, but also notes that formal verification methods suffer from state explosion and do not scale well for complex RTL designs such as processors.