Skip to content
STIMSMITH

UnityChipForXiangShan

Tool
First seen 8/11/2026
Last seen 8/11/2026
Evidence 2 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

15 connections
Xiangshan Processor evaluates → 98% 1e
UnityChipForXiangShan performs unit testing on the XiangShan Processor.
Unit Testing uses → 98% 1e
UnityChipForXiangShan uses unit testing as its primary verification approach.
Python uses → 99% 1e
Python is chosen as the primary verification language for the UnityChipForXiangShan project.
RTL uses → 95% 1e
UnityChipForXiangShan downloads and uses RTL code for verification.
Chip Verification uses → 97% 1e
UnityChipForXiangShan is a chip verification project.
Design Under Test uses → 93% 1e
UnityChipForXiangShan develops functional description documents for the Design Under Test.
Asynchronous Programming uses → 95% 1e
UnityChipForXiangShan uses asynchronous programming patterns in Python for chip verification.
picker uses → 95% 1e
UnityChipForXiangShan uses the picker tool, which is updated in the CI environment.
Docker uses → 97% 1e
UnityChipForXiangShan provides a Docker image for running tests and as a development environment.
Verilator uses → 92% 1e
The Docker image for UnityChipForXiangShan includes Verilator as a tool.
Verible uses → 92% 1e
The Docker image for UnityChipForXiangShan includes Verible as a tool.
CMake uses → 92% 1e
The Docker image for UnityChipForXiangShan includes CMake as a tool.
SWIG uses → 92% 1e
The Docker image for UnityChipForXiangShan includes SWIG as a tool.
Chisel uses → 85% 1e
Participants in UnityChipForXiangShan learn the Chisel hardware description language used in XiangShan.
XS-MLVP authored by → 95% 1e
UnityChipForXiangShan is authored and maintained by the XS-MLVP organization.