Skip to content
STIMSMITH

Security-Aware Instruction Stream Post-Processing

Technique
First seen 7/6/2026
Last seen 7/6/2026
Evidence 5 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

4 connections
Security-Aware Benchmarks for Performance Exploration of CHERI-Enabled Architectures ← uses 100% 3e
The paper applies security-aware post-processing to transform TestRIG output into valid CHERI benchmarks.
Instruction Stream Generation uses → 95% 2e
The post-processing technique takes instruction streams generated by TestRIG and transforms them.
Capability-Based Memory Protection uses → 95% 2e
The post-processing ensures proper capability preparation and usage according to CHERI rules.
tagged memory uses → 90% 2e
The post-processing ensures that capability store instructions properly reach the tagged memory hardware.