Skip to content
STIMSMITH

Emulation

Technique
First seen 6/10/2026
Last seen 8/13/2026
Evidence 8 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

9 connections
FlexMem uses → 95% 2e
The emulation environment uses FlexMem blocks to efficiently load programs into processor memory.
Transactors uses → 90% 2e
Transactors are used in the emulation environment to handle data transfers between software and the emulator.
Veloce Emulator uses → 100% 2e
The emulation technique is implemented using the Veloce emulator hardware platform.
SoC Verification evaluates → 94% 2e
Emulation evaluates processor behavior when integrated in SoC environments.
UVM-based Verification of a RISC-V Processor Core Using a Golden Predictor Model and a Configuration Layer ← uses 100% 2e
The paper uses emulation as a key technique to accelerate RISC-V verification.
RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation ← mentions 85% 1e
The paper mentions emulation as a testing technique with limitations similar to simulation.
SoC Verification ← uses 94% 1e
Emulation ensures correct behavior of processors integrated into SoCs.
Siemens EDA ← uses 91% 1e
Siemens EDA provides emulation capabilities for RISC-V verification flows.
Processor Verification ← uses 96% 1e
Emulation is necessary for complete verification of large processors and SoC integration.