Skip to content
STIMSMITH

End-to-End Verification of ARM Processors with ISA-Formal

Paper
First seen 8/18/2026
Last seen 8/18/2026
Evidence 7 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

11 connections
floating point unit FPU evaluates → 85% 2e
The paper describes how ISA-Formal partially evaluates pipelines containing floating point units using subset behaviour checking.
ISA-Formal introduces → 100% 2e
The paper introduces and describes the ISA-Formal verification framework developed at ARM.
Instruction Set Architecture (ISA) evaluates → 100% 2e
The paper presents evaluation of ISA-Formal for verifying processor ISA compliance.
Bounded Model Checking uses → 100% 2e
The paper describes using bounded model checking as the core verification technique in ISA-Formal.
Simulation-Based Verification compares with → 100% 2e
The paper compares ISA-Formal with simulation-based verification, highlighting its advantages.
ARMv8-M Architecture mentions → 100% 2e
The paper mentions the ARMv8-M architecture specification and its scale.
ARM Limited authored by → 100% 1e
The paper is produced by researchers at ARM Limited.
Burch-Dill Flushing Refinement mentions → 100% 1e
The paper mentions Burch-Dill flushing refinement as foundational prior work.
Completion Refinement mentions → 100% 1e
The paper mentions Srinivasan's completion refinement as prior work that ISA-Formal builds on.
ARMv8-A Architecture mentions → 100% 1e
The paper mentions the ARMv8-A architecture specification size and complexity.
Alastair Reid authored by → 100% 1e
The paper is authored by Alastair Reid and colleagues at ARM Limited.