PMP

Concept

Physical Memory Protection (PMP) is a RISC-V memory-protection feature used to restrict access to memory regions and enforce privilege, isolation, and security policies. In RISC-V verification flows, PMP and ePMP are treated as critical privilege-related features that often require directed tests in addition to constrained-random stimulus.

First seen 5/26/2026

Last seen 5/26/2026

Evidence 4 chunks

Wiki v1

WIKI

Definition

PMP stands for Physical Memory Protection. In RISC-V, PMP and ePMP—Enhanced PMP—are features that restrict access to memory regions in order to enforce privilege, isolation, and security policies.

Role in RISC-V verification

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

2 connections

RISC-V ISA part of → 95% 2e

PMP is a RISC-V ISA feature restricting memory access for privilege and security.

ImperasTS-PMP ← evaluates 99% 1e

ImperasTS-PMP provides directed suites for Physical Memory Protection verification.

LINKED ENTITIES

5 links

RISC-V feature_of The evidence explicitly identifies PMP and ePMP as RISC-V features.

ePMP enhanced_variant_related_to The evidence defines PMP together with Enhanced PMP, abbreviated ePMP, as memory-protection features.

STING used_to_stress The evidence states that STING is particularly effective at stressing memory protection among other RISC-V features.

ImperasTS provides_directed_tests_for The evidence says the ImperasTS family includes TS-MMU / PMP / ePMP directed suites for virtual memory and protection features.

MMU verified_alongside The evidence groups PMP with MMU in directed suites and in critical privilege specifications covered by the verification flow.

CITATIONS

5 sources

5 citations — click to expand

[1] PMP stands for Physical Memory Protection; PMP and ePMP are RISC-V features that restrict access to memory regions to enforce privilege, isolation, and security policies. source

[2] Random stimulus alone may leave gaps for features such as privilege-mode transitions, page-table walks, and memory protection. source

[3] STING generates portable, self-checking RISC-V programs and is particularly effective at stressing memory protection, privilege levels, CSRs, and hypervisor extensions. source

[4] ImperasTS includes TS-MMU / PMP / ePMP directed suites for virtual memory and protection features, and these suites target areas where random stimulus often leaves gaps. source

[5] The verification flow supports critical privilege specifications including MMU, PMP, hypervisor, and vector extensions. source