Spike ISA simulator
ToolSpike is an open-source ISA simulator used by ProcessorFuzz as a reference model and as the basis for extended ISA trace generation during RISC-V processor fuzzing.
First seen 5/28/2026
Last seen 6/8/2026
Evidence 10 chunks
Wiki v1
WIKI
Overview
Spike is described in the ProcessorFuzz evaluation as an open-source ISA simulator. ProcessorFuzz used Spike as a reference model to verify correctness during fuzzing of the Rocket Core and BOOM Core processor designs.
Role in ProcessorFuzz
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
4 connectionsProcessorFuzz uses the Spike ISA simulator to capture CSR transitions.
Spike ISA simulator implements ISA simulation for RISC-V processors.
Spike is a RISC-V ISA simulator implementing the RISC-V ISA specification.
ISA simulation is performed using the Spike ISA simulator in the context of ProcessorFuzz.
CITATIONS
5 sources5 citations — click to expand
[2] ProcessorFuzz extended Spike to store monitored CSR values and generate an extended ISA trace log. ProcessorFuzz: Processor Fuzzing with Control and
[3] ProcessorFuzz compares extended RTL trace logs with extended ISA trace logs, treating differences as potential processor-design bugs. ProcessorFuzz: Processor Fuzzing with Control and
[4] The reported Spike instrumentation overhead in ProcessorFuzz was 0.4% in C++ lines of code and 0.15% runtime overhead. ProcessorFuzz: Processor Fuzzing with Control and
[5] ProcessorFuzz used Spike as a reference model to verify correctness during fuzzing of Rocket Core and BOOM Core, while using Dromajo for BlackParrot. ProcessorFuzz: Processor Fuzzing with Control and