System-Level Verification of Multi-Core RISC-V
PaperFirst seen 7/6/2026
Last seen 7/6/2026
Evidence 1 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
4 connectionsThe paper uses Spike ISS as a reference model for multi-core RISC-V verification.
The paper uses RISCV-DV for generating random instruction binaries.
The paper employs directed tests in addition to random testing.
The paper presents a verification strategy for a multi-core RISC-V system.