Skip to content
STIMSMITH

riscv-tests

Tool

riscv-tests is the C-language GitHub repository `riscv-software-src/riscv-tests`, used as a RISC-V test-binary suite in published comparisons of RISC-V testing frameworks. In the TestRIG paper, riscv-tests is evaluated by running its binaries through the Sail RISC-V model for RV32IMC and RV64IMAFDCZicsr coverage, and it is compared with QCVEngine/TestRIG and RISCV-DV.

First seen 5/29/2026
Last seen 6/3/2026
Evidence 2 chunks
Wiki v1

WIKI

Overview

riscv-tests is a C-language GitHub repository under riscv-software-src/riscv-tests. The public repository metadata reports 1,197 stars, 545 forks, and a last update timestamp of 2026-05-27T08:41:44Z.[1]

Role in RISC-V testing comparisons

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
TestRIG compares with → 90% 2e
TestRIG is compared with riscv-tests for coverage and counterexample complexity.
The paper compares TestRIG with riscv-tests for coverage and counterexample complexity.
QCVEngine ← compares with 90% 2e
QCVEngine is compared against riscv-tests for coverage and counterexample complexity.

CITATIONS

3 sources
3 citations — click to collapse
[1] riscv-tests is the GitHub repository riscv-software-src/riscv-tests, implemented primarily in C, with 1,197 stars, 545 forks, and an update timestamp of 2026-05-27T08:41:44Z in the provided public metadata. riscv-software-src/riscv-tests
[2] The TestRIG paper evaluates riscv-tests alongside QCVEngine/TestRIG and RISCV-DV for RV32IMC and RV64IMAFDCZicsr coverage, measuring riscv-tests coverage by running its test binaries on the Sail RISC-V model. Randomized Testing of RISC-V CPUs using Direct Instruction Injection
[3] In the TestRIG paper's counterexample-size comparison, riscv-tests has a reported median trace length of 561 instructions, while QCVEngine has a median of 3 instructions and RISCV-DV has a median sequence length of 15,339; the paper notes that riscv-tests and RISCV-DV traces do not allow shrinking. Randomized Testing of RISC-V CPUs using Direct Instruction Injection