Embench
ToolEmbench is a C-based benchmark tool/repository used for performance evaluation in processor and simulator work. In the provided OpenVADL/QEMU generation evidence, Embench workloads are used to compare generated QEMU frontends against QEMU baselines for RISC-V 64 IM and AArch64.
First seen 5/29/2026
Last seen 5/29/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
Embench is represented by the main GitHub repository embench/embench-iot, whose primary language is C. The repository is the main Embench repository and, in the provided public metadata, has 320 stars and 137 forks as of its latest listed update on 2026-05-28.
Use in simulator evaluation
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
1 connections Generation of a QEMU-Based Instruction Set Simulator from a Processor Description in OpenVADL ← evaluates 95% 1e
The paper uses Embench as an evaluation benchmark suite.
CITATIONS
4 sources4 citations — click to collapse
[1] The main Embench repository is `embench/embench-iot`, uses C, and has the listed GitHub metadata of 320 stars, 137 forks, and latest update timestamp 2026-05-28T15:39:05Z. embench/embench-iot
[2] The OpenVADL QEMU-generation slide deck reports Embench-based QEMU-relative runtime evaluations for RISC-V 64 (IM) and AArch64. Generation of a QEMU-Based Instruction Set Simulator from a Processor Description in OpenVADL
[3] The slide deck states that generated OpenVADL QEMU frontends are produced by lowering VIAM to TCG operations and reports up to 44% lower runtime than upstream in the evaluation context. Generation of a QEMU-Based Instruction Set Simulator from a Processor Description in OpenVADL
[4] The evidence lists the named Embench workloads used in the RISC-V 64 (IM) and AArch64 evaluation charts. Generation of a QEMU-Based Instruction Set Simulator from a Processor Description in OpenVADL