Skip to content
STIMSMITH

Comparator

Tool

Comparator is a tool component used in cross-level processor verification to detect functional differences between an RTL core and an Instruction Set Simulator by comparing register-value changes despite timing differences.

First seen 5/29/2026
Last seen 6/2/2026
Evidence 2 chunks
Wiki v1

WIKI

Overview

In the cross-level processor verification flow described in Cross-Level Processor Verification via Endless Randomized Instruction Stream Generation with Coverage-guided Aging, the Comparator is responsible for finding functional differences between an RTL processor core and a reference Instruction Set Simulator (ISS).

Role in the verification flow

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
The paper uses the Comparator to detect functional differences between ISS and RTL core.
Instruction Set Simulator (ISS) uses → 100% 2e
Comparator compares ISS and RTL-Core register values
Co-simulation uses → 90% 1e
The Comparator works within a co-simulation setting to compare ISS and RTL core register values.

CITATIONS

5 sources
5 citations — click to expand
[1] The Comparator's purpose is to find functional differences between the RTL-Core and the ISS. Cross-Level Processor Verification via
[2] The Comparator compares register values of the ISS and RTL-Core. Cross-Level Processor Verification via
[3] Because the ISS and RTL core do not have the same timing behavior, the Comparator logs value changes and compares changes at the same position. Cross-Level Processor Verification via
[4] If the Comparator finds a difference, it quits the simulation. Cross-Level Processor Verification via
[5] The Comparator is part of a co-simulation verification flow that also includes an RTL core, ISS, Coverage-Observer, and Instruction-Injector. Cross-Level Processor Verification via