BlackParrot

Tool

First seen 6/6/2026

Last seen 7/11/2026

Evidence 20 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

22 connections

RISC-V ISA implements → 100% 3e

BlackParrot is a RV64GC processor implementing the RISC-V ISA

SystemVerilog HDL implements → 100% 2e

BlackParrot is designed in SystemVerilog HDL.

Zynq-Parrot ← evaluates 96% 2e

Zynq-Parrot enables emulation/prototyping of BlackParrot on FPGA boards

Condominium uses → 97% 2e

Condominium is used for verification and optimization of BlackParrot

Branch Prediction ← part of 96% 2e

BlackParrot has a Branch History Table and Branch Target Buffer for branch prediction

Cache Coherence ← part of 95% 2e

BlackParrot implements cache coherence through its Memory End

Continuous Integration uses → 93% 2e

BlackParrot integrates verification methods into its CI routines

SPEC benchmark uses → 93% 2e

BlackParrot performance optimization uses SPEC benchmarks

Linux boot evaluates → 93% 2e

BlackParrot verification uses Linux boot as a key functional test

ZP Cosim ← evaluates 99% 2e

ZP Cosim was applied to and evaluated against the BlackParrot processor, discovering 4 bugs

ProcessorFuzz ← evaluates 100% 2e

ProcessorFuzz is evaluated using the BlackParrot processor.

CoreMark uses → 90% 1e

BlackParrot uses CoreMark for benchmarking

performance counters ← part of 90% 1e

BlackParrot provides built-in event-driven performance counters

virtual-to-physical address translation ← part of 92% 1e

BlackParrot includes an instruction TLB for virtual-to-physical address translation

NaN-boxing mentions → 95% 1e

A bug was found in BlackParrot related to NaN-boxing of floating-point values.

ProcessorFuzz ← evaluates 1e

The ProcessorFuzz paper evaluates the tool on the BlackParrot processor.

RISC-V implements → 1e

BlackParrot implements the RISC-V instruction set architecture.

catch-up ALU ← part of 85% 1e

The catch-up ALU is a case study component within BlackParrot studied via Condominium

Bedrock coherence protocol implements → 97% 1e

BlackParrot Memory End implements the Bedrock protocol for cache coherence

PC generation ← part of 97% 1e

BlackParrot Front End includes a PC generation module

Instruction Cache ← part of 97% 1e

BlackParrot Front End contains the instruction cache

Bespoke Silicon Group authored by → 98% 1e

BlackParrot is a processor designed at Bespoke Silicon Group