BlackParrot
ToolFirst seen 6/6/2026
Last seen 9/10/2026
Evidence 21 chunks
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
22 connectionsProcessorFuzz was evaluated on the BlackParrot open-source RISC-V processor.
BlackParrot is a RV64GC processor implementing the RISC-V ISA
Condominium is used for verification and optimization of BlackParrot
BlackParrot is a RISC-V processor implementation.
BlackParrot is designed in SystemVerilog HDL.
BlackParrot has a Branch History Table and Branch Target Buffer for branch prediction
BlackParrot implements cache coherence through its Memory End
BlackParrot integrates verification methods into its CI routines
BlackParrot performance optimization uses SPEC benchmarks
BlackParrot verification uses Linux boot as a key functional test
ZP Cosim was applied to and evaluated against the BlackParrot processor, discovering 4 bugs
Zynq-Parrot enables emulation/prototyping of BlackParrot on FPGA boards
The catch-up ALU is a case study component within BlackParrot studied via Condominium
The ProcessorFuzz paper evaluates the tool on the BlackParrot processor.
BlackParrot uses CoreMark for benchmarking
BlackParrot Memory End implements the Bedrock protocol for cache coherence
BlackParrot Front End includes a PC generation module
BlackParrot Front End contains the instruction cache
A bug was found in BlackParrot related to NaN-boxing of floating-point values.
BlackParrot is a processor designed at Bespoke Silicon Group
BlackParrot provides built-in event-driven performance counters
BlackParrot includes an instruction TLB for virtual-to-physical address translation