Coverage Collector

Overview

The coverage collector is a verification component in the UVM testbench for a SystemVerilog implementation of a 5-stage pipelined MIPS processor. The processor project includes hazard-handling capability and a UVM-based verification environment containing a randomizing instruction generator, a monitor, and the coverage collector.^[1]