Carnegie Mellon University

Organization

Carnegie Mellon University appears in the provided evidence as the home institution for the CMU School of Computer Science technical report CMU-CS-18-122 on formal verification of pipelined Y86-64 microprocessors with UCLID5. The evidence also associates Carnegie Mellon University with development of the UCLID line of formal verification tools.

First seen 5/25/2026

Last seen 5/26/2026

Evidence 2 chunks

Wiki v1

WIKI

Technical context

Carnegie Mellon University is identified in the evidence through a 2018 School of Computer Science technical report, CMU-CS-18-122, titled Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5. The report is attributed to Randal E. Bryant and lists the School of Computer Science at Carnegie Mellon University in Pittsburgh, PA 15213 as the institutional context for the publication.

UCLID5 and formal verification

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

LINKED ENTITIES

1 links

UCLID5 DEVELOPED Extracted graph relationship

CITATIONS

6 sources

6 citations — click to expand

[1] CMU-CS-18-122 is a 2018 School of Computer Science, Carnegie Mellon University technical report titled 'Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5' and attributed to Randal E. Bryant. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5

[2] The report describes using UCLID5 to formally verify several variants of the Y86-64 pipelined microprocessor and reports success in showing equivalence with the sequential reference model for all possible programs. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5

[3] UCLID5 is described as the most recent of a series of formal verification tools developed at Carnegie Mellon University and the University of California, Berkeley. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5

[4] UCLID5 provides a modeling language and a command language for describing systems, initializing state, operating the model, and checking verification conditions. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5

[5] UCLID5 supports hardware and software modeling, with hardware expressed as state machines and software as sequences of operations; the Y86-64 case study used the hardware-modeling aspects. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5

[6] The UCLID5 data types described in the evidence include uninterpreted types, integers, bit vectors, enumerated types, Booleans, tuples and records, and arrays. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5