Skip to content
STIMSMITH

JasperGold

Tool WIKI v1 · 5/27/2026

JasperGold is cited in the RISC-V verification literature as a Cadence formal-verification tool used with RVFI tracing to prove equivalence between traces from a simple HDL model and a pipelined HDL implementation. The cited evidence notes practical limits for this approach: it handles only in-order pipelines, requires specialist knowledge, and does not yet replace functional testing for entire processors.

Overview

JasperGold is referenced as Cadence’s JasperGold in the context of RISC-V model-based formal verification. The cited work describes formal-verification tools for RISC-V as often using the RVFI tracing interface together with tools like JasperGold to prove that trace sequences from a simple HDL model are equivalent to trace sequences from a pipelined HDL implementation. [C1]

Role in RISC-V formal verification

In the cited RISC-V workflow, JasperGold is associated with a trace-equivalence proof task: comparing a series of traces from a simple HDL model against a series of traces from a pipelined HDL implementation. This places JasperGold in a formal-verification role rather than in randomized test generation or functional testing. [C1]

Use of RVFI

The evidence specifically states that RISC-V formal-verification tools have often used the RVFI tracing interface along with tools like JasperGold. In that context, RVFI provides the trace interface used by the verification flow. [C1]

Limitations described in the cited evidence

The cited paper states that tools in this approach can handle only in-order pipelines and require specialist knowledge. It further concludes that, as a result, the formal-verification approach does not yet replace functional testing for entire processors. [C2]

Related concepts

  • Formal Verification: JasperGold is used in a formal-verification approach for RISC-V trace-equivalence checking. [C1]
  • RVFI: The cited workflow uses RVFI tracing together with tools like JasperGold. [C1]

LINKED ENTITIES

2 links
formal verification IMPLEMENTS
RVFI USES

CITATIONS

2 sources
2 citations
[1] RISC-V formal-verification tools have often used the RVFI tracing interface along with tools like Cadence’s JasperGold to prove equivalence between trace sequences from a simple HDL model and a pipelined HDL implementation. Randomized Testing of RISC-V CPUs using Direct
[2] The cited formal-verification approach is limited to in-order pipelines, requires specialist knowledge, and does not yet replace functional testing for entire processors. Randomized Testing of RISC-V CPUs using Direct