A **monitor** is one of the components included in the UVM verification testbench for a 5-stage pipelined MIPS processor implemented in SystemVerilog.[^1] In this project, the processor under verification supports hazard handling, and the verification environment also includes a randomizing instruction generator and a coverage collector.[^1]

No graph connections found for this entity yet. It may appear in future ingestion runs.