Skip to content
STIMSMITH

Memory Shadowing

Technique
First seen 6/18/2026
Last seen 6/18/2026
Evidence 7 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

5 connections
Verification of Pipelined Microprocessors by Correspondence Checking in Symbolic Ternary Simulation ← introduces 90% 2e
The paper makes memory shadowing applicable to symbolic ternary simulation.
Efficient Memory Model (EMM) uses → 95% 2e
Memory shadowing is combined with the ternary EMM to perform verification.
Burch and Dill Pipeline Verification Method extends → 100% 1e
Memory shadowing is an extension of Burch and Dill's pipeline verification method to the bit level.
Correspondence Checking ← uses 95% 1e
Correspondence checking applies memory shadowing to maintain consistent initial memory states.
Ternary Correspondence Checking ← uses 95% 1e
Ternary correspondence checking is performed by applying memory shadowing.