Skip to content
STIMSMITH

LLM-in-the-loop RTL generation

Technique
First seen 7/28/2026
Last seen 7/28/2026
Evidence 2 chunks

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

3 connections
RTL implements → 96% 2e
LLM-in-the-loop RTL generation produces RTL implementations of ISA extensions in Chisel.
CHIA ← uses 98% 1e
CHIA uses an LLM-in-the-loop technique to implement RISC-V ISA extensions in RTL.
run_vext_loop ← implements 95% 1e
run_vext_loop() drives one extension from a clean tree to a converged, synthesized result using the LLM-in-the-loop pipeline.