O'Hallaron
PersonO'Hallaron is a person entry with a provided co-authorship relationship to Randal E. Bryant. The supplied technical evidence for this entry centers on formal verification of pipelined Y86-64 microprocessors using UCLID5, including safety-versus-liveness concerns, Burch-Dill correspondence checking, and UCLID5 modeling features.
First seen 5/25/2026
Last seen 5/25/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
O'Hallaron is represented here as a person entity. The provided relationship data identifies a co-authorship connection involving Randal E. Bryant.
Technical context in the supplied evidence
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →LINKED ENTITIES
1 linksCITATIONS
4 sources4 citations — click to collapse
[1] The supplied report argues that safety checking alone can miss deadlock and that liveness must be verified to show a pipeline does not stall indefinitely. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5
[2] UCLID5 provides a modeling language and command language, and the described verification setup combines a pipelined microprocessor with a sequential reference implementation for Burch-Dill correspondence checking. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5
[3] UCLID5 supports modeling of synchronous hardware and software, with hardware represented as state machines and software as sequences of state-updating operations. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5
[4] The UCLID5 excerpt lists modeling data types including uninterpreted terms, integers, bit vectors, enumerated values, Booleans, tuples and records, and arrays. Formal Verification of Pipelined Y86-64 Microprocessors with UCLID5