Nursultan Kabylkas
PersonNursultan Kabylkas is affiliated with UC Santa Cruz and is listed as an author of the 2021 MICRO-54 paper "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation," a work on RISC-V processor verification, Logic Fuzzer, and Dromajo-based co-simulation.
First seen 5/27/2026
Last seen 5/28/2026
Evidence 1 chunks
Wiki v1
WIKI
Overview
Nursultan Kabylkas is listed with a UC Santa Cruz affiliation in the paper "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation." The paper lists Kabylkas with the email address nkabylka@ucsc.edu and the location Santa Cruz, CA, USA.
Research publication
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →RELATIONSHIPS
2 connectionsNursultan Kabylkas is listed as an author of the paper.
Nursultan Kabylkas is affiliated with UC Santa Cruz.
CITATIONS
5 sources5 citations — click to expand
[1] Nursultan Kabylkas is listed with a UC Santa Cruz affiliation and the email address nkabylka@ucsc.edu. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[2] Nursultan Kabylkas is an author of the paper "Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation" with Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, and Jose Renau. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[3] The ACM reference lists the paper as a 2021 MICRO-54 publication held October 18–22, 2021, in Athens, Greece. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[4] The paper presents Logic Fuzzer as a tool for expanding RISC-V processor verification-space exploration without creating additional verification tests. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...
[5] The paper presents Dromajo as a RISC-V processor verification framework and RV64GC emulator designed for co-simulation. [PDF] Effective Processor Verification with Logic Fuzzer Enhanced Co ...