Skip to content
STIMSMITH

Claire Wolf

Person

Claire Wolf is cited in technical literature as the specifier of the RISC-V Formal Interface (RVFI), a trace format used for formal verification of RISC-V cores with symbolic instructions.

First seen 5/27/2026
Last seen 6/3/2026
Evidence 1 chunks
Wiki v1

WIKI

Overview

Claire Wolf is identified in the available evidence as the person who specified the RISC-V Formal Interface (RVFI). RVFI is described as an existing trace format for formal verification using symbolic instructions.

Technical contribution: RISC-V Formal Interface

READ FULL ARTICLE →

NEIGHBORHOOD

No graph connections found for this entity yet. It may appear in future ingestion runs.

explore full graph →

RELATIONSHIPS

1 connections
RVFI ← mentions 100% 2e
RVFI was specified by Claire Wolf.

CITATIONS

5 sources
5 citations — click to expand
[1] Claire Wolf specified the RISC-V Formal Interface (RVFI). Randomized Testing of RISC-V CPUs using Direct
[2] RVFI is an existing trace format for formal verification using symbolic instructions. Randomized Testing of RISC-V CPUs using Direct
[3] RVFI exposes architecturally significant signals including instruction encodings, memory addresses or values, and operand and writeback register indices and values. Randomized Testing of RISC-V CPUs using Direct
[4] TestRIG extends RVFI with Direct Instruction Injection, where DII is used for instruction input and RVFI for trace output, supporting interactive verification. Randomized Testing of RISC-V CPUs using Direct
[5] An RVFI interface can export internal signals of an RTL design or internal variables of a simulator or emulator. Randomized Testing of RISC-V CPUs using Direct