Functional Verification of the POWER5 Microprocessor and POWER5 Multiprocessor Systems
Paper“Functional Verification of the POWER5 Microprocessor and POWER5 Multiprocessor Systems” is a 2005 paper by D. W. Victor and coauthors, published in IBM Journal of Research and Development, volume 49, issues 4/5, pages 541–554.
First seen 5/26/2026
Last seen 5/26/2026
Evidence 2 chunks
Wiki v1
WIKI
Overview
“Functional Verification of the POWER5 Microprocessor and POWER5 Multiprocessor Systems” is a paper on functional verification for the POWER5 microprocessor and POWER5 multiprocessor systems. The available evidence identifies it as a 2005 publication in IBM Journal of Research and Development.
Bibliographic details
NEIGHBORHOOD
No graph connections found for this entity yet. It may appear in future ingestion runs.
explore full graph →CITATIONS
4 sources4 citations — click to collapse
[1] The paper is titled “Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems.” [PDF] Constraint-Based Random Stimuli Generation for Hardware ... - AAAI
[2] The paper was authored by D. W. Victor, J. M. Ludden, R. D. Peterson, B. S. Nelson, W. K. Sharp, J. K. Hsu, B.-L. Chu, M. L. Behm, R. M. Gott, A. D. Romonosky, and S. R. Farago. [PDF] Constraint-Based Random Stimuli Generation for Hardware ... - AAAI
[3] The paper was published in 2005 in IBM Journal of Research and Development, volume 49, issues 4/5, pages 541–554. [PDF] Constraint-Based Random Stimuli Generation for Hardware ... - AAAI
[4] The supplied evidence shows the paper as a referenced work in an AAAI 2006 PDF titled “Constraint-Based Random Stimuli Generation for Hardware ...”. [PDF] Constraint-Based Random Stimuli Generation for Hardware ... - AAAI